Introduction
Power optimization is a process in which power is reduce in a circuit in such a manner that it will not affecting the circuit performance. We require low power circuit because we know (1) To enhance the performance of a circuit and to integrate more function on a chip, the feature size is reduce, so power dissipation per unit area rise and hence increasing the chip temperature. To maintain this large cooling devices are required which enhance the cost of device. (2) Heat gradient across the chip also causes thermal and mechanical stress leading to easily breakdown of chip. (3) Technology continuously scale down so enhance power density and also current density which causes problems such as electro-migration, hot carrier induced device degradation.(4) Demand of portable system increases.
II.
Fundamental Logic Design
CMOS NAND
CMOS NAND design consist 4 transistors. This circuit built by equal number of NMOS and PMOS transistor. The circuit diagram of 4T NAND circuit implemented on cadence virtuoso design editor is shown in Fig.(a) where Y =(AB)'.The output is high when both the input is low otherwise the output remains low.
CMOS ADDER
Conventional CMOS adder design consist 58 transistors. This adder circuit built by equal number of NMOS and PMOS transistor [1] . Fundamental representation of conventional CMOS adder is with the help of 2 XOR, 2AND and 1OR gates, where SUM = A XOR B XOR C (1) CARRY = AB+ BC +CA (2) The circuit diagram of 58T adder circuit implemented on cadence virtuoso design editor is shown in Fig.(b) . We can also build this adder by using only 9 minimum number of NAND gates as fundamental circuit which require total 36 transistors ( 36T ) to implement it. This circuit consumes less power than the 58T adder circuit because it has less number of transistors [2] . The circuit diagram of 36T adder circuit implemented on cadence virtuoso design editor is shown in Fig.(c) . We are using shannon's expansion theorem to reduce the number of transistors in the full adder circuit so we implement a 28T full adder circuit, hence power will reduce due to the reduction of transistors and then we apply transistor sizing and MTCMOS technique on it for more power reduction [11] . Reduction of sum and carry using shannon's expansion theorem (3)
Fig.(c) Schematic View of 36T Adder Circuit By using these reduce function we implement adder with the help multiplexer and for this we require 28 transistors (28T). [6] The block diagram of 28T adder circuit is shown in Fig.(d) . The circuit diagram of 28T adder circuit implemented on cadence virtuoso design editor is shown in Fig.(e) . 
III. Transistor Sizing
Transistor sizing is basically we size the transistor according to our requirement and due to this area of the transistor is reduced. But reducing the area, increase the delay in the circuit. It is often possible to decrease the delay by increasing the sizes of transistors in the circuit. This area-delay tradeoff is known as the sizing problem [13] .Sizing is mainly done by reducing the width of the transistor [16] . Here we work on the 180nm technology and first we take W P = 4um, W n = 2um for the NAND circuit, after that we take W P = 800nm, W n = 400nm to size the transistor. Similar dimension is taken for the 58T adder circuit, 36T adder circuit, 28T adder circuit and then analyze the power reduction.
IV. Mtcmos
In MTCMOS technology both high and low threshold voltage MOSFET used in a single chip for power reduction in a circuit and to deal with leakage problem. Dynamic power is directly proportional supply voltage ,to reduce this dynamic power supply voltage is reducing but alone reduction in supply voltage causes serious degradation to the circuit's performance. To maintain this both Supply and the threshold voltage are scale down. In MTCMOS low threshold voltage V T (LVT) MOSFET is require to increase the speed of the device and high V T (HVT) MOSFET require to reduce leakage current in the device. MTCMOS have a trade off with area because extra transistor is required in MTCMOS for high threshold voltage and low threshold voltage. These transistors normally known as sleep transistor. MTCMOS technique is more efficient then the VTCMOS technique [14] , [18] . MTCMOS technique also increases the delay in the circuit. This technique has its own advantages and disadvantages. [7] , [8] The basic circuit diagram of MTCMOS circuit is shown in Fig.(f) . The circuit diagram of MTCMOS circuit implemented on cadence virtuoso design editor is shown in Fig.(g) . 
V.
Result And Analysis Table 3 Analyzed data for 36-T ADDER We also analyze that when we take power supply 3.3 V instead of 1.8V power consumption increases because dynamic power is directly proportional to the square of supply voltage. For experimental results of it we take basic transmission gate circuitry and analyze the power at 3.3V & 1.8V respectively. The circuit diagram of transmission gate circuit implemented on cadence virtuoso design editor is shown in Fig.(w) . Voltage 3.3V 1.8V
Avg. Power 241.5uW 199.85pW Table 5 Analyzed data for effect of voltage scaling For this we are take same size of transistors for the comparative study between the two voltages to see the effect of it on power. 
VI. Conclusion
In this paper we mainly focused on how much reduction of power takes place in different circuits design when we using transistor sizing and MTCMOS technique separately, as well as also yielding the result when we combine both the techniques.
In NAND circuit we attain 12.77nW power initially. Firstly when we use only Transistor Sizing technique we obtain 4.57nW power i.e. 64.21 % power reduction and then in another case we apply only MTCMOS technique in this we attain 4.35nW power i.e. 65.93% power reduction and lastly when we combine both the techniques and apply on this circuit we obtain 1.33nW power i.e. overall power reduction is 89.58%.
In 58-Transistor Full Adder we attain 53.35nW power initially. Firstly when we use only Transistor Sizing technique in this adder in which we obtain 16.23nW power i.e. 69.57% power reduction and then in another case we apply only MTCMOS technique in this adder we attain 21.33nW power i.e. 60% power reduction and lastly when we combine both the techniques and apply on this adder circuit we obtain 6.55nW power i.e. overall power reduction is 87.72%.
In 36-Transistor Full Adder we attain 4.126mW power initially. Firstly when we use only Transistor Sizing technique in this adder in which we obtain 1.24mW power i.e. 69.94% power reduction and then in another case we apply only MTCMOS technique in this adder we attain 1.27mW power i.e. 69.22% power reduction and lastly when we combine both the techniques and apply on this adder circuit we obtain 0.673mW power i.e. overall power reduction is 83.69%.
In 28-Transistor Full Adder we attain 2.439 mW power initially. Firstly when we use only Transistor Sizing technique in this adder in which we obtain 564.63uW power i.e. 76.85% power reduction and then in another case we apply only MTCMOS technique in this adder we attain 31.74nW power i.e. 92.22% power reduction and lastly when we combine both the techniques and apply on this adder circuit we obtain 4.47nW power i.e. overall power reduction is 98%.
We analyze that how much power reduction takes place. We also observe that as the number of transistor increases total average power increases, so no. of transistors in a digital design have a significant role due to the power and area of the design. The advantage of this due to power reduction we are able to reduce battery size and also able to increase life of the battery. Although there are some limitations such as use of these techniques becomes the circuit complex, Transistor sizing reduce the area & power but increases delay, and we are not considering here the other effects on area and delay if we consider this then less power reduction takes place in comparison to this. So for future enhancement in this we use buffer insertion, GDI and different algorithm like TILOS to maintain the performance in digital CMOS circuit. The application of this, we take fundamental circuit which are used in many circuits for examples like adders are widely used for the DSP application. All the results are verified by the Spectre simulator of Cadence Design System.
